

X1550180

SUMMARY

PAM
SEP
ENG-

ANALYSIS OF TRANSISTOR CLASS A OSCILLATOR

by
DAVID J. COMER

Technical Report

Submitted in partial satisfaction of the requirements for the degree of

MASTER OF SCIENCE

in

Electrical Engineering

in the

GRADUATE DIVISION

of the

UNIVERSITY OF CALIFORNIA

U. C. BERKELEY
ENGINEERING LIBRARY

Approved:

Carl Boettger
.....
W. H. ...
.....
D. S. ...
Committee in Charge

Degree conferred.....

5313221X

ANALYSIS OF TWISTED GLASS & OSCILLATOR

by

DAVID J. COWIE

Technical Report

Submitted in partial satisfaction of the requirements for the degree of

MASTER OF SCIENCES

75% COLLEGE EAST U. C. BERNHART

UNIVERSITY OF CALIFORNIA

PROVER BOARD

GRADUATE DIVISION

University of California

UNIVERSITY OF CALIFORNIA

Approved:

.....

.....

.....

.....

CT
E

S U M M A R Y

A simple design procedure for Class A small signal oscillation has been outlined in the literature. 1, 2, 3. The procedure was verified by constructing a circuit based on this theory and comparing actual results with calculated results. An extension to large signal operation for maximum output power also appears in the same literature. This theory was checked to see if modification was necessary. It was found that a simple piecewise linear approximation to the emitter diode characteristic, based on the small signal value of emitter diode resistance, improves the design procedure and allows efficient Class A operation to be realized. Maximum available Class A output power was closely approached, but not fully attained with the methods reported in this paper.

INTRODUCTION

Of the different methods of oscillator analysis and design, one of the simplest and most general is that based upon a study of the dynamic admittance appearing at the output terminals of a two-port network. ^{1,2}

The basic oscillator circuit is shown in Fig. 1 with a transistor as the active device.




Fig. 1. Basic Oscillator Circuit

The output admittance that the network presents to the load can be expressed as a function of the transistor parameters and the feedback network parameters. This admittance for sinusoidal oscillation can be expressed as

$$Y_0 = G_0 + jB_0 \quad (1)$$

In order for oscillations to exist at a particular frequency the output susceptance must be approximately zero at that frequency, and the sum of the output conductance

Of the different methods of oscillator analysis and design, one of the simplest and most general is that based upon a study of the dynamic admittance appearing at the output terminals of a two-port network. The basic oscillator circuit is shown in Fig. 1 with a transistor as the active device.




Fig. 1. Basic Oscillator Circuit

The output admittance that the network presents to the load can be expressed as a function of the transistor parameters and the feedback network parameters. This admittance for sinusoidal oscillation can be expressed as

$$Y_o = G_o + jB_o \quad (1)$$

In order for oscillations to exist at a particular frequency the output susceptance must be approximately zero at that frequency, and the sum of the output conductance

and the load conductance must be negative, i.e.

[illegible]

[illegible]

These conditions can be examined for any transistor configuration, using the network parameters for that particular configuration. Thus, this method of analysis is quite general with respect to configuration. In this paper, a common base configuration is examined using y-parameters to define the network.

This method of analysis utilizes small signal parameters of the two-port network, to specify conditions for 1) marginal stability; 2) oscillation to the maximum possible frequency with a given load conductance; 3) maximum loading at a given frequency.

The analysis can be extended to the design of large-signal class A operation using small-signal linear theory along with the assumption of idealized non-linearity of emitter diode resistance, i.e. emitter resistance constant for forward bias, and infinite for zero or reverse bias.

Research for this paper was done with the following objectives: 1) to verify the design procedure for the small signal case; 2) to examine the theory for extension to large signal oscillation and, if necessary, to base a modification of design procedure on experimental results.

SMALL SIGNAL THEORY

Since the y-parameters of a given transistor configuration are specified at a given frequency and bias point, the output admittance of the circuit of Fig. 2 is a function of load susceptance and the feedback network parameters.

and the load conductance must be negative, i.e.,

$$b_0 = 0 \quad (2)$$

$$a_1 + a_0 < 0 \quad (3)$$

These conditions can be examined for any transmission configuration, using the network parameters for that particular configuration. Thus, this method of analysis is quite general with respect to configuration. In this paper, a common base configuration is examined using y-parameters to define the network.

This method of analysis utilizes small signal parameters of the two-port network to specify conditions for (1) marginal stability; (2) oscillation for the maximum possible frequency with a given load conductance; (3) maximum loading at a given frequency.

The analysis can be extended to the design of large-signal class A operation using small-signal linear theory along with the assumption of localized non-linearity of emitter diode resistance, i.e., emitter resistance constant for forward bias, and infinite for zero or reverse bias. Research for this paper was done with the following objectives: (1) to verify the design procedure for the small signal case; (2) to extend the theory for extension to large signal oscillation and, if necessary, to have a modification of design procedure on experimental results.

SMALL SIGNAL THEORY

Since the y-parameters of a given transmission configuration are specified at a given frequency and bias point, the output admittance of the circuit of Fig. 2 is a function of load resistance and the feedback network parameters.




Fig. 2. Oscillator Circuit
with Transformer Feedback

An ideal transformer is assumed as the feedback element with a susceptance Z_F in series with the input terminal. This feedback network is a very basic form, from which other feedback networks such as the tee or pi can be derived. The output admittance presented to the load can be expressed in terms of the transformer turns ratio T , the susceptance B_F , and the y or h parameters. This output admittance (see Fig. 2) is

$$Y_o = h_{22} + \frac{(T - h_{12})(h_{21} + T)}{Z_F + h_{11}} \quad (4)$$

or in terms of y parameters

$$Y_o = y_{22} + \frac{T^2}{Z_F} + \frac{(y_{12} - T/Z_F)(y_{21} - T/Z_F) \frac{Z_F}{Y_{11}}}{Z_F + h_{11}} \quad (5)$$

If the output admittance is expressed in terms of its real and imaginary parts, it becomes

$$Y_o = G_n + jB_n \quad (6)$$




Fig. 2. Oscillator Circuit
with Transformer Feedback

An ideal transformer is assumed as the feedback element with a susceptance X_F in series with the input terminal. This feedback network is a very basic form, from which other feedback networks such as the two or more can be derived. The output admittance presented to the load can be expressed in terms of the transformer turns ratio T , the susceptance X_F , and the y or h parameters. This output admittance (see Fig. 2) is

$$Y_0 = y_{22} + \frac{(T - h_{12})(h_{21} + T)}{X_F + h_{11}} \quad (4)$$

or in terms of y parameters

$$Y_0 = y_{22} + \frac{\frac{T^2}{y_{12}} - T(y_{12} - T/y_{12})}{X_F + h_{11}} \quad (5)$$

If the output admittance is expressed in terms of the real

and imaginary parts, it becomes

$$Y_0 = G_n + jB_n \quad (6)$$

The real part of Y_o is differentiated with respect to T and equated to zero, i.e.

$$\frac{\partial G_n}{\partial T} = 0 \quad (7)$$

Solving Eq. 7 for T gives the optimum turns ratio T_o .

$$T_o = \frac{m^2 + n^2}{2m} \quad (8)$$

where m is the real part and n is the negative of the imaginary part of the short circuit current gain. Substituting T_o into the equation for G_n , differentiating with respect to the feedback susceptance, and equating this derivative to zero gives the optimum value of B_F .

$$B_F^o = \frac{m}{nR' + mX'} \quad (9)$$

where R' is the real and X' is the imaginary part of h_{11} and $h_{11} = 1/y_{11}$. $Y_F = G_F + jB_F$, the feedback admittance.

The optimum value of G_n is found from the above values of B_F^o and T_o .

$$G_n^o = \frac{1}{4g_{11}} \left[(g_{21} + g_{12})^2 + (b_{21} - b_{12})^2 \right] - g_{22} \quad (10)$$

where g_{nn} is the real part and b_{nn} is the imaginary part of y_{nn} .

Eq. 10 gives the maximum load that can be applied to the oscillator at the design frequency.

The same theory can be used to specify T and B_F for oscillation to the maximum frequency for a given load or to design for marginal stability.

MAXIMUM OUTPUT POWER

After having designed the circuit for maximum loading and applying the calculated maximum load, it is found

After having designed the circuit for maximum load-
ing and applying the calculated maximum load, it is found

MAXIMUM OUTPUT POWER

to design for marginal stability.

oscillation to the maximum frequency for a given load or
The same theory can be used to specify T and B_p for
plied to the oscillator at the design frequency.

Eq. 19 gives the maximum load that can be ap-

of Y_{in} .

where k_{in} is the real part and B_{in} is the imaginary part

$$G_n^0 = \frac{1}{2B_{in}} \left[(2k_{in} + 2k_{in})^2 + (2B_{in} - B_{in})^2 \right] - 2k_{in} \quad (10)$$

values of B_p^0 and T^0 .

The optimum value of G_n is found from the above
and $B_{in} = 1/\sqrt{11}$, $Y_{in} = 2 + jB_p$, the feedback admittance.

where k_{in} is the real and k_{in} is the imaginary part of

$$B_p^0 = \frac{m}{B_{in} + mX}$$

(9)

this derivative to zero gives the optimum value of B_p .

with respect to the feedback admittance, and equating

stituting T^0 into the equation for G_n , differentiating

imaginary part of the short circuit current gain. Sub-

$$T^0 = \frac{m^2 + n^2}{2m}$$

(8)

solving Eq. 7 for T gives the optimum turns ratio T^0 .

(7)

to T and equated to zero, i.e.,

The real part of Y_n is differentiated with respect

that the output voltage and power in this load are quite small since the load impedance is small. Therefore, the assumption of small signal parameters is quite reasonable. Experimentally, it is found that increasing the load resistance increases the output power, but there is no sudden build up of oscillations and the output power is still very small.

In order to extend this design to large signal operation, approaching maximum efficiency, the collector voltage must saturate at the peak of one-half cycle and the emitter current must cut off at the peak of the other one-half cycle. It is assumed that the emitter diode resistance is equal to its small signal value until the current cuts off, at which point the resistance is assumed infinite. The current passing through the load conductance must cause a peak voltage equal to the collector supply voltage V_c . Since the mean bias current specifies the maximum collector current, the load conductance must be adjusted to give the desired voltage swing. With this value of G_L , the power dissipated is ³

$$P_T = \frac{|\alpha| I_e V_c}{2} - \frac{I_e^2 R'}{2} \quad . \quad . \quad . \quad . \quad . \quad . \quad (11)$$

where $|\alpha|$ is the magnitude of alpha at design frequency; R' is the real part of h_{11} ; I_e is the emitter current.

The first term of Eq. 11 is the available A-C power as the collector voltage swings over a range of 0 to V_c and the collector current varies from 0 to $|\alpha| I_e$. The second term is the power dissipated in the part of G_L which cancels the negative output conductance of the circuit, i.e. the power fed back to the input of the transistor.

The ratio of these powers can be considered in order to solve for the adjusted value of G_L in terms of G_L^0 to give maximum output power. This value is

$$G_L = \frac{4I_e R'}{|\alpha| V_c} G_L^0 \quad . \quad . \quad . \quad . \quad . \quad . \quad . \quad . \quad . \quad . \quad (12)$$

Since the output voltage is greatly increased, the current that is fed back must be reduced to its original value; therefore the turns ratio must be reduced.

In order to keep the feedback current at its original value the turns ratio must be³

$$T_A = \frac{2I_e R'}{|\alpha| V_c} T_0 \quad . \quad . \quad . \quad . \quad . \quad . \quad . \quad . \quad . \quad . \quad (13)$$

where T_0 is the turns ratio for maximum load conditions and T_A is the adjusted turns ratio.

Under the assumptions made in arriving at Eqs. (12) and (13), these adjusted values should give maximum power output; but since large signal operation is now in effect, rather than the assumed small signal operation, some modification in parameters might give more accurate results. It seems reasonable that the assumption of the emitter diode exhibiting extreme non-linearities is unrealistic and could be modified by using a more representative piece-wise linear approximation, so allowing a more accurate design procedure.

MEASUREMENT OF TRANSISTOR PARAMETERS

Since the parameters of the transistor play an important part in the analysis of the oscillator, accuracy in measuring these parameters is essential. For this reason, the parameters were measured by two different methods and compared to check the accuracy of the measurements.

The ratio of these powers can be considered in order to solve for the adjusted value of G_L in terms of G_L^0 to give maximum output power. This value is

$$G_L = \frac{2I_0 R_L}{|a| V_c} \quad (12)$$

Since the output voltage is greatly increased, the current that is fed back must be reduced to its original value; therefore the turns ratio must be reduced. In order to keep the feedback current at its original value the turns ratio must be

$$T_A = \frac{2I_0 R_L}{|a| V_c} \quad (13)$$

where T_0 is the turns ratio for maximum load conditions and T_A is the adjusted turns ratio.

Under the assumptions made in arriving at Eqs. (12) and (13), these adjusted values should give maximum power output; but since large signal operation is now in effect, rather than the assumed small signal operation, some modification in parameters might give more accurate results. It seems reasonable that the assumption of the emitter diode exhibiting extreme non-linearities is unrealistic and could be modified by using a more representative piece-wise linear approximation, so allowing a more accurate design procedure.

MEASUREMENT OF TRANSISTOR PARAMETERS

Since the parameters of the transistor play an important part in the analysis of the oscillator, accuracy in measuring these parameters is essential. For this reason, the parameters were measured by two different methods and compared to check the accuracy of the measurements.

The first method of obtaining the transistor parameters utilized a Wayne Kerr admittance bridge. This bridge was used to measure the y parameters at the design frequency directly.

The second method was aimed at obtaining the equivalent circuit of the transistor by measurement of single element values. The circuit of Fig. 3 shows the equivalent circuit of the uniform base transistor.




Fig. 3 Equivalent Circuit Representation of Uniform Base Transistor.

C_d is the diffusion capacitance.

$r_{e'}$ is the diode resistance.

$r_{b'}$ is the extrinsic base resistance.

C_c is the collector depletion region capacitance.

α is the short circuit current gain from emitter to collector.

The current gain as a function of frequency was measured and in this way the magnitude and phase of α at the design frequency was obtained.

The first method of obtaining the transistor parameters utilized a Wayne Kerr admittance bridge. This bridge was used to measure the y parameters at the design frequency directly.

The second method was aimed at obtaining the equivalent circuit of the transistor by measurement of single element values. The circuit of Fig. 3 shows the equivalent circuit of the uniform base transistor.




Fig. 3. Equivalent Circuit Representation of Uniform Base Transistor.

α is the short circuit current gain from emitter to collector.
 C_c is the collector depletion region capacitance.
 r_e is the extrinsic base resistance.
 r_b is the base resistance.
 C_c is the diffusion capacitance.

The current gain as a function of frequency was measured and in this way the magnitude and phase of α at the design frequency was obtained.

In order to obtain C_1 and r_{D1} , the common emitter configuration was used. The output was short circuited. The input admittance was measured as the frequency was varied from about $\frac{1}{2}f_T$ to f_T . A low emitter current was used in order to obtain a high resistance in shunt with the diffusion capacitance. By neglecting this high resistance (compared to the impedance of the diffusion capacitance) the input admittance presented by the equivalent circuit of Fig. 4 can be expressed as

$$Y_{in} = G + j\omega C_T = \frac{1}{r_{D1} + \frac{1}{j\omega C_1}} \quad (14)$$

where $C_T = C_1 + C_2$ is the base charging capacitance; r_{D1} is the extrinsic base resistance; ω is the radian frequency.



Fig. 4 High Frequency Equivalent Circuit of Transistor in Common Emitter Configuration for Low Emitter Current

The equivalent circuit of the particular transistor used in this experiment was obtained from the two different methods reported above. The agreement was close enough to verify the accuracy of the measured values of the y parameters which are reported below, along with other pertinent data.

Transistor type IBM 075

Emitter current = 0.5ma

$$\begin{aligned} y_{11} &= 11.14 \times 10^{-2} - j .943 \times 10^{-2} & y_{21} &= -3.39 \times 10^{-3} + j .940 \times 10^{-2} \\ y_{12} &= -2.04 \times 10^{-4} - j 4.40 \times 10^{-4} & y_{22} &= 4.35 \times 10^{-4} + j 6.28 \times 10^{-4} \end{aligned}$$

Element Values	Calculated (from y parameters)	Measured
C_d	575pf	580pf
$r_{e'}$	52^{Ω}	55.5^{Ω}
$r_{b'}$	59^{Ω}	71^{Ω}
C_c	24pf	22pf

VERIFICATION OF MAXIMUM INSTABILITY CASE

An oscillator was constructed based on the theory for the case of maximum load at a given frequency. The circuit is shown in Fig. 6 using the pi feedback network. The equations used in obtaining the pi or tee network from the transformer network are given in Sec. 1 of the appendix.




Fig. 6 Oscillator Designed for Maximum Loading

$$C_1 = 176\text{pf}$$

$$L = 5\mu\text{h}-9\mu\text{h adjustable}$$

$$C_2 = 246\text{pf}$$

$$R_b = 10,000 \text{ ohms}$$

The oscillator was designed to operate at 5MC/s. The minimum load resistance was calculated to be 513 ohms at this frequency. With an infinite R_L or an open circuit output, the circuit oscillated at 5.2 MC/S. The output voltage was 1.3 volts peak to peak. As the circuit was loaded the frequency approached 5 MC/S. Using a load resistance of 510 ohms, the circuit oscillated at exactly 5 MC/S. Any increase of load conductance stopped the oscillation completely. This value of conductance then gives the maximum load that can be applied to the output terminals without stopping the oscillations.

The power delivered to the load under these conditions was quite small; the output voltage was only .05 volts peak to peak.

In order to increase the output power, the small signal theory was extended to calculate new values for the feedback network and the load conductance (Eqs. 12 and 13). These calculations are found in Sec. 2 of the appendix.

The revised values in the feedback network are as follows: $C_1 = 420\text{pf}$, $C_2 = 2.16\text{pf}$ and $L = 20\mu\text{h}$. The optimum load resistance for maximum power output was calculated to be 21,000 ohms.

With these values in the circuit, the output voltage was increased to a peak to peak value of 2 volts. According to the theory, this value should be the maximum output voltage and thus deliver the maximum power to the load. That this is not the case is seen in the graph of Fig. 7 where output power is plotted as a function of load resistance.

The oscillator was designed to operate at 5 MC/sec. The minimum load resistance was calculated to be 510 ohms at this frequency. With an infinite R_L or an open circuit output, the circuit oscillated at 5.2 MC/sec. The output voltage was 1.3 volts peak to peak. As the circuit was loaded the frequency approached 5 MC/sec. Using a load resistance of 510 ohms, the circuit oscillated at exactly 5 MC/sec. Any increase of load conductance stopped the oscillation completely. This value of conductance then gives the maximum load that can be applied to the output terminals without stopping the oscillations.

The power delivered to the load under these conditions was quite small; the output voltage was only .05 volts peak to peak.

In order to increase the output power, the small signal theory was extended to calculate new values for the feedback network and the load conductance (Eqs. 12 and 13). These calculations are found in Sec. 2 of the appendix.

The revised values in the feedback network are as follows: $C_1 = 430 pF$, $C_2 = 2.16 pF$ and $L = 30 \mu H$. The minimum load resistance for maximum power output was calculated to be 21,000 ohms.

With these values in the circuit, the output voltage was increased to a peak to peak value of 2 volts. According to the theory, this value should be the maximum output voltage and thus deliver the maximum power to the load. That this is not the case is seen in the graph of Fig. 1 where output power is plotted as a function of load resistance.




Fig. 7 Output Power vs Load Resistance for Circuit Based on Small Signal Parameters

The power reaches a peak of .042 mw. when the load resistance is approximately 36,000 ohms. This peak power is still far short of the .856 mw. that the oscillator is capable of developing.

These results demonstrate that the theory used does not predict the correct values to be used in the feedback network.

The next step is to determine the procedure to be used in order to make the peak of the power curve occur at the calculated value of load resistance, i.e. 21,000 ohms.

MODIFICATION OF DESIGN PROCEDURE TO OBTAIN MAXIMUM POWER OUTPUT

As the emitter current swings from its maximum value to zero value, the emitter diode resistance increases from a small value to a very large value. Since the current that is fed back depends on the turns ratio which was calculated on the basis of a constant, relatively small emitter resistance, it could be expected that this current is not

enough to achieve full output. Therefore, the turns ratio should be increased in order to increase the feedback current.

The turns ratio was increased experimentally by increasing C_2 in the circuit of Fig. 6, since for the small turns ratio used, C_2 is proportional to this ratio. The load resistance used was that calculated to give maximum output or 21,000 ohms. As C_2 was increased, the tuning inductance was decreased so that the oscillation frequency remained constant at 5MC/S. The output voltage increased with C_2 until C_2 reached a certain value. As C_2 was increased further, the output voltage remained constant. That value of C_2 which just gave maximum output was chosen as the proper value.

The graph of Fig. 8 shows a plot of output voltage vs turns ratio.




Fig. 8. Output Voltage vs Turns Ratio.

In order to verify that the correct turns ratio had now been obtained, the load resistance was then varied and readings of output power taken. The results of this

data are shown in the graph of Fig. 9.




Fig. 9. Output Power vs Load Resistance for Modified Turns Ratio.

The peak of the output power plotted against load resistance now occurs at 21,000 ohms which was the calculated optimum value. The new value of turns ratio giving these conditions was found to be 4 times the value calculated from eq. 13.

It should be noted that the output power is .244mw. whereas the predicted value was .856mw. This discrepancy came about because the output voltage achieved only a little over one-half of its maximum possible swing. Changing the turns ratio appears to have improved two aspects of circuit performance. First, the power output is much greater than the value achieved before the turns ratio was changed. Second, the power output, which varies

The graph of Fig. 10 shows the emitter diode characteristic of the transistor. A straight line is drawn tangent to the curve at 0.5ma. The reciprocal of the slope of this line gives the small signal value of the diode resistance for a bias of 0.5ma. Also drawn through the 0.5ma point is the line whose slope gives the piece-wise linear approximation of diode conductance over the full current swing from 0 to 1 ma. The slope of this line is equal to one fourth of the slope of the first line, reflecting the fact that the large signal value of r_e is approximately four times the small signal value.




Fig. 10. Emitter Diode Characteristic

ADJUSTING THE PHASE OF THE FEEDBACK CURRENT


Since the large signal value of I_p has increased over the small signal value, the phase of the feedback current will be different than in the small signal case. In the circuit of Fig. 2, the phase of the feedback current is adjusted by the capacitance C_p . This capacitance can be calculated from Eq. 23.

$$C_p = \frac{I_p}{\omega V_p} \quad \text{where } \omega = 2\pi f \text{ and } V_p = I_p R_p$$

It is seen that C_p depends on I_p , which is also equal to I_{p0} , and hence the large signal value of I_p will differ from the small signal value. Therefore, the extension of theory from the small signal to the large signal case is not complete until I_p is related to the maximum output. With the circuit operating under the conditions which gave the maximum output as shown in Fig. 9, i.e. a load resistance of 25,000 ohms and an adjusted turns ratio equal to four times the calculated value, the feedback capacitance C_p was varied. The power output varied as I_p was changed, a relationship that could be reflected in a plot of I_p vs power output. A more informative graph, however, is that of Fig. 11. As I_p was adjusted to a certain value, the output power reading was taken. In Fig. 11, this power reading is plotted against the value of I_p which when substituted into Eq. 23, will give the value of C_p corresponding to that particular output power. All other terms in Eq. 23 remain equal to their small signal values. In effect, Eq. 23 was solved for C_p in terms of I_p and the remaining terms.

$$C_p = \frac{I_p}{\omega V_p} \quad \text{where } V_p = I_p R_p$$

The power output for a given B_F can then be plotted against R' as in Fig. 11. In this way, the role of R' in optimizing the phase of the feedback current for maximum power output can be seen.



Resistance Used In Calculating B_F from Eq. 23 = R'

$R' = \text{small signal value of } \operatorname{Re}\{h_{11}\}$

Fig. 11. Power Output vs R'

Fig. 11 shows that the proper phase for maximum output is obtained when B_F is calculated on the basis of R' being about 4.4 times the small signal value.

The power output for a given R_L can then be plotted against R_1 as in Fig. 11. In this way, the value of R_1 in obtaining the phase of the feedback current for maximum power output can be seen.




Fig. 11. Power Output vs. R_L . Resistance Used in Calculating P_o from Eq. 11-2 is R_L . R_1 = small signal value of R_1 .

Fig. 11 shows that the proper phase for maximum output is obtained when R_L is calculated on the basis of R_1 being about 4.5 times the small signal value.

The above result tends to substantiate the result of the last section; i.e. the large signal value of R' is approximately four times the small signal value.


It is seen that correcting the turns ratio makes the peak power output occur at the proper value of load resistance. However, in order to increase the power output such that it approaches the maximum theoretical value, the phase of the feedback current must be corrected. Therefore, the design of an oscillator for maximum output power can be based upon the small signal parameters using a simple modification of the emitter diode resistance. This modification can then be used in calculating the turns ratio and the feedback susceptance.

The analysis of the oscillator has been carried to the point where nearly optimum results are obtained. More important, element values of the oscillator to obtain these results can be predicted by small signal parameter values and a simple approximation to the diode resistance.



CONCLUSIONS

The design procedure outlined in the three references has been verified for small signal operation. The extension to large signal operation gives results which are not optimum. An important reason for these non-optimum conditions is the fact that the emitter diode resistance varies appreciably over the oscillation cycle. A piece-wise linear approximation of this resistance, which is more representative of the large signal value, was obtained. This value was found to be about four times the small signal value. Using this modification of diode resistance, the output power was

82% of the maximum theoretical output. It should be profitable to continue this research with the objective of obtaining the maximum available output power.



a) Transformer - coupled form



b) Pi impedance - coupled form

c) Tee impedance - coupled form

$$Y_1 = Y_p(1 - T)$$

$$Y_2 = Y_L - TY_p(1 - T)$$

$$Y_3 = TY_p$$

$$Z_A = Z_p - TZ_L(1 - T)$$

$$Z_B = Z_L(1 - T)$$

$$Z_C = TZ_L$$

Section 2. Calculations of element values for maximum output.

$$G_L = \frac{4I_p R'}{|a|V_c} \quad G_{LO} = \frac{3(.5 \times 10^{-3})(52.5)}{.715 (6)} \quad 1.95 \times 10^{-5} = 4.57 \times 10^{-5}$$


$$R_L = 1/G_L = 21,000 \text{ ohms}$$

$$T_A = \frac{21 R'}{|a|V_c} \quad T_O = \frac{2(.5 \times 10^{-3})(52.5)}{.715 (6)} \quad .42 = 9.14 \times 10^{-5}$$



82% of the maximum theoretical output. It should be profitable to continue this research with the objective of obtaining the maximum available output power.

APPENDIX

Section 1. Equations for obtaining equivalent feedback circuits from basic transformer feedback.



a) Transformer - coupled form



b) Pi impedance - coupled form c) Tee impedance - coupled form

$$Y_1 = Y_F(1 - T)$$

$$Y_2 = Y_L - TY_F(1 - T)$$

$$Y_3 = TY_F$$

$$Z_A = Z_F - TZ_L(1 - T)$$

$$Z_B = Z_L(1 - T)$$

$$Z_C = TZ_L$$

Section 2. Calculations of element values for maximum output.

$$G_L = \frac{4I_e R'}{|a|V_c} \quad G_{LO} = \frac{4(.5 \times 10^{-3})(52.5)}{.715(6)} \quad 1.95 \times 10^{-3} = 4.47 \times 10^{-5}$$

$$R_L = 1/G_L = 21,000 \text{ ohms}$$

$$T_A = \frac{21_e R'}{|a|V_c} \quad T_O = \frac{2(.5 \times 10^{-3})(52.5)}{.715(6)} \cdot .42 = 5.14 \times 10^{-3}$$

Section 3. Experimental Data

Changing T_A with $R_L = 21^K$

Changing R_L with $T_A^0 = 4T_A$

T_A	Volts (p-p)	R (kilohms)	Volts (p-p)
1.0 -----	2.0	10 -----	4.4
1.3 -----	3.7	16 -----	5.3
1.8 -----	4.3	18 -----	5.7
2.7 -----	5.2	21 -----	6.4
3.5 -----	5.6	24 -----	6.4
4.0 -----	6.4	30 -----	6.6
6.0 -----	6.4	36 -----	7.0

Emitter Diode Characteristic

Power Output vs Feedback
Susceptance

I_E ma.	V_{be} volts	P_{out} mw.	$B_{F.B.}$ (in terms of B_F original)	$R' *$
.012 -----	.034			
.038 -----	.060			
.215 -----	.100	.27 -----	.91 B_F -----	1.25 r_{11}
.400 -----	.116	.33 -----	.81 B_F -----	1.70 r_{11}
.500 -----	.122	.38 -----	.70 B_F -----	2.10 r_{11}
.600 -----	.130	.43 -----	.63 B_F -----	2.40 r_{11}
.780 -----	.135	.56 -----	.51 B_F -----	3.50 r_{11}
.900 -----	.140	.60 -----	.47 B_F -----	3.70 r_{11}
		.70 -----	.42 B_F -----	4.20 r_{11}
		.70 -----	.35 B_F -----	5.25 r_{11}
		.64 -----	.30 B_F -----	6.50 r_{11}

* R' is found from eq. 23.

It is the value which when substituted into eq. 23 will give the corresponding value of $B_{F.B.}$.

REFERENCES

1. D.F. Page and A.R. Boothroyd, "Instability in Two-Port Active Networks," IRE Trans. on Circuit Theory, vol. CT-5, No. 3; June 1958.
2. D.F. Page, "A Design Basis for Junction Transistor Oscillator Circuits," Proc. IRE, vol. 46, pp 1271-1280, June 1958.
3. A.R. Boothroyd, "The Transistor as an Active Two-Port Network," Scientia Electrica Band VII, Heft 1; pp 3-15, March 1961.
4. A.R. Boothroyd, Lecture Notes from EE 298 Class, University of California, Berkeley Campus, Spring 1961.



8000123997

